Latest Articles on Electronic Design Automation (EDA)
My Life at Cadence: Emmanuelle Amouriaux
We have recently interviewed some of our EMEA team members to hear about their unique backgrounds and experiences shaping the future of technology with Cadence. For our second interview, we spoke...
View ArticleBoardSurfers: Training Insights: Three Ways to Start OrbitIO System Planner
OrbitIO System Planner is a multi-fabric interconnect planning and optimization solution. It provides a single-canvas environment where you can derive and evaluate connectivity between the dies and...
View ArticleBoardSurfers: Training Insights: Three Ways to Start OrbitIO System Planner
OrbitIO System Planner is a multi-fabric interconnect planning and optimization solution. It provides a single-canvas environment where you can derive and evaluate connectivity between the dies and...
View Article
bbspice fitting process taking too much time
Hi,I have an S parameter file generated by EMX for my oscillator. It has 56 ports and was simulated from DC-900GHz with a 1GHz step. When I used bbspice as the interpolation method for the nport, the...
View ArticleForum Post: RE: Implementation of a LTSpice diode model in Cadence
Dear Andrew, A sincere thank you for "watching over my shoulder" and correcting my comment concerning the use of the ".scs" file extension for the PSPICE component netlist file. I, too, and continuing...
View ArticleIC Packagers: More Reasons to Move to 17.4 HotFix 013
As promised, we’re back with some more of the big improvements that are part of the QIR2 update release of 17.4 (HotFix 013). This time, everything is specific to our Allegro® Package Designer Plus...
View ArticleBoardSurfers: How to Add Fanouts Using Standard Via Structures
An increase in design complexity has forced designers to take novel approaches to meet routing challenges. Long back, designers used to group objects (vias, clines, or shapes) and copy-paste them in...
View ArticleBoardSurfers: How to Add Fanouts Using Standard Via Structures
An increase in design complexity has forced designers to take novel approaches to meet routing challenges. Long back, designers used to group objects (vias, clines, or shapes) and copy-paste them in...
View ArticleEvent: SPIE
Attend the Advanced Lithography Digital Forum, the leading event for the lithography community and where leaders come to solve challenges in optical and EUV lithography, patterning technologies,...
View Article