Quantcast

Latest Articles on Electronic Design Automation (EDA)


Forum Post: RE: Ignore dummies in PVS using GPDK 45nm

[quote userid="504269" url="~/cadence_technology_forums/f/custom-ic-design/58945/ignore-dummies-in-pvs-using-gpdk-45nm/1397223#1397223"]Good Lord first trolls now something AI, what next for...

View Article


Forum Post: RE: Where are Custom Calculator Functions stored when loaded by...

Using HTML tags is a brilliant idea, I din't know this was allowed in these strings. Thank you very muich.

View Article

Forum Post: RE: Axlmeterupdate issue with macro

Hi ABIKRISHNA , It is working fine in my case. This might be database or version specific, we will contact you through another channel to get more information from you on this.

View Article

Forum Post: spefcheck for caliber pex file

xdspf file syntax is checked with spefchecker but file created with calibre-pex is giving the segmentation problem. Is there any way to check this?

View Article

Forum Post: Re-evaluating an "eval err" expression after simulation

Hello, I was running transient simulation on a large circuit in ADE Explorer,and it took 4 days to complete. However, it returned "eval errr" for the output expression. In my previous experience, it's...

View Article


Forum Post: Clarity – Tip of the week: Waveport solve only option in Clarity...

For any design with wave ports, it is recommended that you select the Waveport solve only option to ensure that the field behavior at the port interface is as expected, before running a full 3D-EM...

View Article

Forum Post: Library Mapping

Hi! I carried out RTL synthesis in Vivado and have the synthesized netlist with me. I understand that in order to perform further steps in Physical Design, I have to map the netlist with the...

View Article


Forum Post: RE: Design Sync Layout Folder

>>Also try to rename capture.ini present at your home location \cdssetup\OrCAD_Capture\23.1.0\capture.ini What do you suggest this is renamed to? Are you suggesting doing this so that the default...

View Article

Forum Post: RE: Stacked vias

It worked. Thank you Shivani

View Article

Forum Post: RE: Saving Internal Junction Temperature of VBIC Bipolar...

Thank you for your reply. Unfortunately, I still didn't find a way to save the junction temperature. I'm waiting for a reply from the foundry, hopefully they can point me into the right direction.

View Article

Popular Articles on Electronic Design Automation (EDA)


Forum Post: ERROR (OSSHNL-109)

Hi, No matter how many times I check and save, every time I try to generate the netlinst I get the below error. Please help me solve this. Cadence Virtuoso version: IC6.1.6.500.1 ERROR (OSSHNL-109):...

View Article

Technology Overview:How to Generate XOR rules for GDS and Oasis input databases

How to generate Calibre XOR Rules for Oasis and GDS database Compare Overview: Generating Calibre XOR rules for input databases when the input layers are not known can be time consuming. This video...

View Article

Re: Problems with license server

Hello Ferhat, Please examine your license file and make sure that the host ID on the SERVER line matches that of the machine. Edit the license file like so: replace the string 'put_server_name_here'...

View Article

Forum Post: Invalid References - OrCAD Capture

Hello, I have created a schematic in capture and I wanted to split a connector (specifically https://www.digikey.co.uk/product-detail/en/te-connectivity-amp-connectors/1761987-9/A98559TR-ND/1851170 )...

View Article


Metric VS: Imperial Measurement Systems

I’m curious as how do PCB designers route metric pitch BGA’s on a mil grid system or gridless (which consumes memory and CPU)? I can’t figure why anyone would use a mil grid system for any PCB CAD...

View Article


LVS mismatch on calibre: sub! ; drain and source sharing issue?

Hello there,I have made DFF layout in ON semi 0.5um (previous AMI 0.5um) process. The DRC is clean. Now, I am having an issue with LVS in Calibre. (For LVS, I have created netlist from Cadence and...

View Article

How to use variables in Calibre DRC Check Map statement

Hi all, I am very new to Calibre DRC deck creation.For experimentation purposes, I wish to write the statement like this : DRC Check Map myrule GDSII "Smylayer" "$mydtype" "$outputfile" APPEND...

View Article

Tanner EDA - Installation tutorial for Windows Local Node License (Sentinel)

This movie is only for installation of legacy Sentinel versions of Tanner tools.  If you are running more recent FlexNet versions or if you received a TXT license file rather than a TLU license file,...

View Article

Importing CSV connectivity into VeSys 2.0 Harness

DescriptionHarness Manufacturers often develop connectivity in spreadsheet form, or they receive a CSV file containing the connectivity from the OEM (this is usually in the form of a "from-to-list")....

View Article

LVS BOX: Component with Non-identical signal pins

Dear Calibre users, We are receiving a "COMPONENT TYPES WITH NON-IDENTICAL SIGNAL PINS" message during Calibre LVS (attached below) of a Cadence custom flow design using some standard cell abstracts...

View Article

Top-Rated Images on Electronic Design Automation (EDA)

CPW ports

CPW ports

Top-Rated Articles on Electronic Design Automation (EDA)


Capture Canvas Image - Allegro 16.5 and 16.6 not working

 Just moved from a windows XP OS machine to a windows 7 OS machine.Using Allegro 16.5 and Allegro 16.6  The images I get from  Capture Canvas Image, are blank. I have run the tools as a user and as an...

View Article

Top-Rated Channels on Electronic Design Automation (EDA)


Cadence Community

All Posts

View Channel

Top-Rated Pages on Electronic Design Automation (EDA)


Cadence Community

All Posts

View Channel

Popular Channels on Electronic Design Automation (EDA)


Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel

Mentor Graphics Communities : Discussion List - All Communities

Latest Forum Threads in Mentor Graphics Communities

View Channel


Mentor Graphics Communities : All Content - All Communities

All Content in Mentor Graphics Communities

View Channel

Mentor Graphics Communities: Message List

Most recent forum messages

View Channel

Mentor.com :: IC Design Resources

This feed contains recent additions for IC Design Resources

View Channel


Mentor Graphics Communities : Popular Discussions - All Communities

Popular Discussion Threads in Mentor Graphics Communities

View Channel

Mentor Graphics Communities : Blog List - All Communities

Latest Blog Posts in Mentor Graphics Communities

View Channel


Analog/Custom Design

Analog/Custom Design (Analog/Custom design) 

View Channel

Mentor Graphics Communities : Document List - All Communities

Latest Documents in Mentor Graphics Communities

View Channel

RF Design - Recent Threads

[b]Moderator:[/b] Andrew Beckett.

View Channel

Popular Pages on Electronic Design Automation (EDA)


Analog/Custom Design

Analog/Custom Design (Analog/Custom design) 

View Channel

Cadence Community

All Posts

View Channel



Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel

Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel

Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel

Mentor Graphics Communities: Message List

Most recent forum messages

View Channel

Analog/Custom Design

Analog/Custom Design (Analog/Custom design) 

View Channel


Mentor Graphics Communities : Document List - All Communities

Latest Documents in Mentor Graphics Communities

View Channel

Mentor Graphics Communities : All Content - All Communities

All Content in Mentor Graphics Communities

View Channel


Cadence Community

All Posts

View Channel




Latest Images