Quantcast

Latest Articles on Electronic Design Automation (EDA)


Forum Post: RE: OrCAD Capture X 25.1 Professional Stuck on "Initializing MPS"

Hi Jeet After a reboot that problem solved. I still have the "in Allegro, the "search view/pane" always opens no matter how many time i close it,"

View Article

Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained

IntroductionThe Flit Sequence Number is a mechanism introduced in the PCIe 6.0 specification, accompanying the transition to Flit Mode operation. This enhancement supersedes the legacy transaction...

View Article


Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch

By Vijay Pawar of Cadence and Matthias Cremon of MetaIntroductionDeploying PyTorch models on embedded devices, especially audio DSPs, presents unique challenges. To address these, Cadence and Meta have...

View Article

Sigrity and Systems Analysis 2025.1 Release Now Available

The Sigrity and Systems Analysis (SIGRITY/SYSANLS) 2025.1 release is now available for download at Cadence Downloads. This blog contains important links for accessing this release and introduces some...

View Article

cross coupled oscillator design problem

Hello everyone,I'm currently working on the design of a cross-coupled oscillator, based on the circuit architecture shown in the attached figure (from a referenced paper). The resonator has a center...

View Article


cross coupled oscillator design problem

Hello everyone,I'm currently working on the design of a cross-coupled oscillator, based on the circuit architecture shown in the attached figure (from a referenced paper). The resonator has a center...

View Article

Efficiently Defining the Fundamental, 2nd and 3rd Harmonics Load Impedances

Defining the 2nd and 3rd harmonics load impedances of an RF/microwave transistor in non-linear operation is a strongly determining factor not only for the synthesis of the output matching but also for...

View Article


Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc., a leading supplier and fabless manufacturer of display drivers and other semiconductor products, has successfully deployed Cadence Cerebrus Intelligent Chip Explorer, an...

View Article

LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5

Low-power DDR SDRAM has been one of the most widely used memories in the semiconductor market today where it’s used in a diverse set of applications that spans mobile/handheld devices, IoT, client and...

View Article

Discover Hidden Gems: Must-See Underrated Cadence Community PCB Design Threads

Explore hidden gems in Cadence Community Forums—underrated PCB design threads packed with practical tips, real-world hacks, and expert insights.(read more)

View Article

Popular Articles on Electronic Design Automation (EDA)


Forum Post: RE: Convert "xxxxxb#b" to "xxxxx"

That works. I need to read up on pcreSubstitute but that's OK. Thanks,

View Article

Forum Post: RE: Import verilog with VDD, VSS, VNW & VPW

Hi, what do you mean with " VDD, VSS, VNW & VPW ports are unconnected in the schematic view "? Do you just mean the pin is missing or is any of the impoted cells unconnected? Some general words: -...

View Article

Program: Batch TCL to NSE

I was creating TCL scripts to feed into NSE for building symbols. I found that running the code from within the editor took too long, so I wrote them outside in a text file and used this program to...

View Article

VX.2 "Replace Part.." not available

I would like to use the Replace functionality in the new version of xDxdesigner VX.2 but If i RMB on symbol there is no option "Replace Part..." as Mentor Videos show. I can see only Replace...

View Article


Clearance between Signals

Hello All , I have a doubt regarding clearance between different single ended signals . Right now we are keeping the same clearance between the traces as that of the signal trace width . For Example ....

View Article


COVER FREE AREA

  Hi,I merged 5 different gds files into a unique layout like the image for example I would like to know if it's possible to cover all free area around chips with a specific layer, using a command like...

View Article

LVS mismatch on calibre: sub! ; drain and source sharing issue?

Hello there,I have made DFF layout in ON semi 0.5um (previous AMI 0.5um) process. The DRC is clean. Now, I am having an issue with LVS in Calibre. (For LVS, I have created netlist from Cadence and...

View Article

VX.2 "Replace Part.." not available

I would like to use the Replace functionality in the new version of xDxdesigner VX.2 but If i RMB on symbol there is no option "Replace Part..." as Mentor Videos show. I can see only Replace...

View Article

Using z-axis clearance rules

If you ever wondered how Z-Axis rules work in the Constraint Manager take a look at this...

View Article

LVS BOX: Component with Non-identical signal pins

Dear Calibre users, We are receiving a "COMPONENT TYPES WITH NON-IDENTICAL SIGNAL PINS" message during Calibre LVS (attached below) of a Cadence custom flow design using some standard cell abstracts...

View Article

Popular Channels on Electronic Design Automation (EDA)


Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel


Mentor Graphics Communities: Message List

Most recent forum messages

View Channel

Mentor Graphics Communities : Document List - All Communities

Latest Documents in Mentor Graphics Communities

View Channel

Mentor Graphics Communities : All Content - All Communities

All Content in Mentor Graphics Communities

View Channel

Cadence Community

All Posts

View Channel


Mentor Graphics Communities : Discussion List - All Communities

Latest Forum Threads in Mentor Graphics Communities

View Channel

Cadence Community

Network with Cadence technologists and peers in the Cadence Community. Stay abreast of technology trends, news and opinion through Blogs, forums, and social networking.

View Channel

Mentor.com :: IC Design Resources

This feed contains recent additions for IC Design Resources

View Channel


Industry Insights

View Channel

Breaking The Three Laws

Breaking the Three Laws is dedicated to discussing technically challenging ASIC prototyping problems and sharing solutions.

View Channel

Popular Pages on Electronic Design Automation (EDA)


Mentor Graphics Communities : All Content - All Communities

All Content in Mentor Graphics Communities

View Channel

Cadence Community

All Posts

View Channel

Mentor Graphics Communities : Discussion List - All Communities

Latest Forum Threads in Mentor Graphics Communities

View Channel

Mentor Graphics Communities : Popular Discussions - All Communities

Popular Discussion Threads in Mentor Graphics Communities

View Channel

Mentor Graphics Communities : Popular Discussions - All Communities

Popular Discussion Threads in Mentor Graphics Communities

View Channel



Mentor Graphics Communities: Message List

Most recent forum messages

View Channel

Capital Harness XC – Paul Johnston's Blog

Somebody surely somewhere has to do some work sometime.

View Channel

RF Design - Recent Threads

[b]Moderator:[/b] Andrew Beckett.

View Channel

Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel

Cadence Technology Forums

Network with other Cadence users and Cadence technologists...

View Channel





Latest Images

<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>